A Project Report on FPGA Implementation of Sonstant False Alarm Rate Algorithm

By: PRAMOD P, RAJ KUMAR and RAJU DASARMaterial type: TextTextPublication details: 2012-13Description: XVII+68 PPSubject(s): FPGA Implementation of Sonstant False | A | Project | Report | on | FPGA | Implementation | Sonstant | Alarm | Rate | Algorithm | FPGA Implementation of Sonstant FalseSummary: INTERNAL GUIDE: ARSHIYA SULTANA, MVJCE EXTERNAL GUIDE: PARAMITA BARUA, SCIENTIST D, LRDE
Tags from this library: No tags from this library for this title. Log in to add tags.
    Average rating: 0.0 (0 votes)
Item type Current library Collection Call number Status Date due Barcode
Institutional Repository MVJCE CENTRAL LIBRARY
Electronics & Communication Engineering Available PR1593

INTERNAL GUIDE: ARSHIYA SULTANA, MVJCE EXTERNAL GUIDE: PARAMITA BARUA, SCIENTIST D, LRDE

There are no comments on this title.

to post a comment.

Powered by Koha